Abstract-The measured and calculated propagation constant of coplanar waveguide (CPW) on low-resistivity silicon (1 cm) with a micromachined polyimide interface layer is presented in this paper. With this new structure, the attenuation (decibels per centimeter) of narrow CPW lines on low-resistivity silicon is comparable to the attenuation of narrow CPW lines on high-resistivity silicon. To achieve these results, a 20-m-thick polyimide interface layer is used between the CPW and the Si substrate with the polyimide etched from the CPW slots. Only a single thin-film metal layer is used in this paper, but the technology supports multiple thick metal layers that will further lower the attenuation. These new micromachined CPW lines have a measured effective permittivity of 1.3. Design rules are presented from measured characteristics and finite-element method analysis to estimate the required polyimide thickness for a given CPW geometry.
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I. INTRODUCTION
T HE possibility of low-cost radio-frequency integrated circuits (RFICs) integrated with digital circuitry is creating strong interest in silicon as a microwave substrate [1] - [4] . This is being driven by the development of SiGe heterojunction bipolar transistors (HBTs) with a maximum frequency of oscillation of 160 GHz [5] . However, transmission lines and passive circuit components on standard low-resistivity silicon substrates such as used in CMOS processing have high loss. To overcome this problem, two approaches have been used for Si RFICs.
The more straightforward approach is to use high-resistivity silicon (HRS) substrates, resistivity greater than 2500 cm [1] , [2] . HRS has the advantage that transmission lines and passive components printed on it behave similarly to the same components on GaAs or other good microwave substrates. Thus, circuit designers may use the equivalent-circuit models and fabrication processes already available. However, HRS wafers are more expensive than standard silicon substrates and require modifications to standard CMOS fabrication processes. Both of these facts increase the cost of Si RFICs on HRS compared to standard CMOS circuits. The other approach for Si RFICs is to use the polyimide layers, as used in CMOS processing for wafer planarization, to develop novel RF transmission lines on CMOS-grade Si substrates [3] , [4] . For example, thin film microstrip (TFMS) is created by depositing a ground plane on the top side of the Si substrate, depositing a polyimide layer over it, and defining the strip on the top surface. Since the ground plane completely shields the electromagnetic fields from the lossy silicon wafer, low attenuation is possible with a polyimide less than 10-m thick [6] . Furthermore, since via holes are easily etched through the polyimide, multilayer interconnects are possible.
Microwave circuit designers often prefer a coplanar waveguide (CPW) because of its advantages in circuit layout that result from having the strip and the ground planes on the same surface. It has been shown that a CPW on low-resistivity silicon wafers with a polyimide interface layer, as shown in Fig. 1 , can yield acceptable attenuation. However, since the interaction of the electromagnetic fields with the silicon substrate must be minimized for low loss, the polyimide thickness must be thicker than that for TFMS lines [7] . Alternatively, if the processing does not support thick polyimide, thick SiO may be used [8] .
In this paper, experimental measurements and three-dimensional finite-element method analysis are used to demonstrate that wave attenuation in CPW lines on a polyimide interface layer, such as shown in Fig. 1 , is significantly reduced by etching the polyimide in the slot regions in a similar manner as is done for CPW lines on HRS [9] , [10] . This lowers the effective dielectric constant, line capacitance, and current density, which leads to lower conductor loss. Besides lowering the attenuation per unit length, a very low effective dielectric constant has been measured and is reported here. Finally, design rules to determine the minimum polyimide thickness for low attenuation is presented. , where is the attenuation constant, is the angular frequency, is the velocity of light in vacuum, and is the effective dielectric constant, is deembedded through the thru-reflect-line (TRL) calibration routine implemented in the software program MUL-TICAL [11] . For each CPW line characterized, four delay lines with the longest line being 1 cm are used in addition to the thru line to enhance accuracy from 1 to 40 GHz.
The micromachined CPW lines are theoretically analyzed using a 3-D-FEM analysis implemented through Ansoft's high-frequency structure simulator (HFSS). The simulated structure is the same as the actual structure described above and is shown in Fig. 2 , including the 2-m polyimide undercut of the CPW lines. Furthermore, to achieve good match between the measured and theoretical results, the Si wafer loss tangent of 0.0018 [12], the Si wafer resistivity, and the metal resistivity were used in the model. Radiation boundaries are used on the top and sides of the simulated structure.
III. RESULTS
The attenuation in decibels per centimeter of three CPW lines after polyimide etch with m is shown in Fig. 3 . At low frequency, below -band, wider CPW lines have lower loss than narrow lines; however, the high-frequency behavior is not easily predicted. It is seen in Fig. 3 that the frequency dependence of varies with the strip and slot widths. Specifically, for narrow lines, the attenuation is conductor-loss dom- inated and varies as , while for wider lines, the frequency dependence increases to 1.5. Therefore, at high frequency, narrower CPW lines on polyimide have lower attenuation than wider lines. This is contrary to the attenuation characteristics of CPW lines on insulating substrates, which are dominated by conductor loss for both narrow and wide lines [13] . Note that, in Fig. 3 , the lowest attenuation at 40 GHz is 2.75 dB/cm for a line with and of 10 and 9 m, respectively. Fig. 4 shows the reduction in attenuation after etching the polyimide from the slots of three CPW lines with and of 10 and 9 m, respectively, on polyimide of thickness 8.83, 14.59, and 20.15 m. Note that each graph on Fig. 4 is for a different polyimide thickness and the upper line, indicating higher loss, is the attenuation of the CPW before polyimide etch. At 40 GHz, there is a 28% reduction in attenuation after etching for the CPW on the thinnest polyimide and a 35% reduction in attenuation for the CPW on the thickest polyimide. It is interesting that this reduction in attenuation is similar to the reduction in attenuation of CPW lines on HRS when the silicon is etched from the slots [9] , [10] .
The effective permittivity of the CPW lines after etching the polyimide also varies with the line geometry. If the approximate, but usually very accurate, estimate of is used, should equal 1.9 for the CPW lines before the polyimide is etched if none of the fields interact with the silicon since . Furthermore, the more the electric fields interact with the Si substrate, the higher will be. After the polyimide is etched and more of the fields are in air, both above the polyimide and in the slot region, should to be less than 1.9. Fig. 5 shows the measured and calculated as a function of frequency for a narrow and a wide CPW line before and after the polyimide etch. There is excellent agreement between the While low increases the circuit speed, it also makes it difficult to fabricate low characteristic impedance transmission lines since where is only dependent on and . Based on the calculated of CPW lines on HRS and the measured of CPW lines on the micromachined polyimide, of the new CPW lines presented in this paper may be determined. This has been done for the three lines in Fig. 3 , which have a characteristic impedance of 50 on HRS. After etching the polyimide, is 106, 85, and 72 for the CPW lines with , , and m respectively, or of the new CPW lines presented here has increased by 112%, 70%, and 44%, respectively.
It was speculated above that the magnitude of the electric field in the silicon after etching is significantly lower, especially for narrow CPW lines. Using the 3-D-FEM analysis, the reduction in loss and effective permittivity is clearly shown to be due to a reduction in the electric fields in the Si wafer. Fig. 6(a)-(c) show the magnitude of the electric field in a cross-sectional cut through CPW lines with m, m, and , , and m, respectively. It is seen that the electric fields are concentrated along the metal edges of the CPW slots, and the field magnitude in the Si decreases as increases. Note the darker colors in the polyimide under the CPW center strip for the thicker polyimide indicates lower field magnitude. The maximum electric field in the Si substrate for micromachined CPW lines with and of 50 and 35 m and 10 and 9 m as a function of is presented in Fig. 7 . It is seen that the maximum electric field in the Si is significantly lower for narrow CPW lines compared to wide CPW lines. In fact, for the 20.15-m-thick polyimide used in Fig. 5 , the magnitude of the electric field in the Si is approximately 7.5 dB lower for the narrow CPW. It is helpful to compare these reported characteristics with CPW lines on HRS with the same characteristic impedance. Fig. 8 shows the attenuation of a CPW line on polyimide with , , and of 20, 6, and 20.15 m, respectively, before and after polyimide etch. This line has a 65-characteristic impedance after the polyimide has been etched. Two 65-CPW lines on HRS are shown for comparison. First, it is seen that the CPW line on polyimide before etching has a higher attenuation than the CPW lines on HRS, and the new line presented here with the etched polyimide has significantly lower attenuation. Comparing the CPW line on polyimide after etch and the CPW line on HRS with the same center conductor width ( m), it is seen both lines have the same attenuation at low frequency, while the new line has 1.5 dB/cm higher loss at 40 GHz. However, for the two lines closer in size to each other, m and 50 m for the line on polyimide and the line on HRS respectively, the micromachined CPW has lower loss across the frequency range of 1-40 GHz. 
IV. DESIGN RULES
As was shown in Figs. 3 and 4 , the attenuation of CPW lines on CMOS-grade Si is very dependent on the polyimide thickness and the strip and slot width. For low attenuation at higher frequencies, the frequency dependence should be as small as possible. To establish a design rule, may be used. Fig. 9 shows as a function of the CPW geometry and polyimide thickness before etching. Also shown in Fig. 9 is a regression fit of the measured data for the frequency dependence after etching. To satisfy the design rule of , must be maintained for low attenuation. Alternatively, the measured may be used to determine criteria on the CPW geometry. Fig. 10 shows the measured of CPW lines on polyimide before and after etch. As already discussed, should be less than 1.9 if the field interaction with the Si is low. As shown in Fig. 10 , this requires . Note that for all linewidths before the polyimide is etched. Finally, finite-element analysis indicates that for maximum in the Si to be less Fig. 11 . Calculated maximum jEj in the Si for CPW lines on a polyimide interface layer after etching as a function of (S + 2W)=Hp.
than 30 dB, must be less than two, as shown in Fig. 11 . Based on these three observations, a reasonable design rule for low-loss CPW lines on low-resistivity Si with an etched polyimide is .
V. CONCLUSION
Micromachined polyimide CPW lines on low-resistivity silicon substrates have been shown to have low attenuation and a low effective permittivity. Since it is known that CPW attenuation varies inversely with the line dimensions [12], the low attenuation of the narrow lines presented here is exciting. Therefore, this new transmission line provides Si RFIC designers using CMOS grade Si wafers another important low-cost option that is more robust and simpler to fabricate than membrane-supported lines on CMOS-grade Si [13] , [14] . Furthermore, the low of 1.3 reported here enables high-speed circuits.
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